In re: Lee et al.

Serial No.: 10/663,968 Filed: September 16, 2003

Page 2

In the Claims:

1-16. (Canceled)

17. (Currently Amended) An integrated circuit device, comprising: a substrate;

an interconnection pattern having sidewalls disposed on the substrate; and a composite insulation layer that comprises a first material layer and a second material layer disposed on the sidewalls such that the first material layer is disposed in an upper sidewall region and the second material layer is disposed in a lower sidewall region between the first material layer and the substrate such that the first and the second material layers do not overlap, the first material layer being thicker than the second material layer.

- 18. (Original) An integrated circuit device as recited in Claim 17, wherein the substrate comprises a semiconductor region disposed adjacent to the interconnection pattern.
- 19. (Currently Amended) An integrated circuit device as recited in Claim 18, further comprising:

An integrated circuit device, comprising:

a substrate comprising a semiconductor region disposed adjacent to an interconnection pattern;

the interconnection pattern having sidewalls disposed on the substrate;

a composite insulation layer that comprises a first material layer and a second material layer disposed on the sidewalls such that the first material layer is disposed in an upper sidewall region and the second material layer is disposed in a lower sidewall region between the first material layer and the substrate, the first material layer being thicker than the second material layer; and

a conductive pad that abuts against the composite insulation layer on one of the interconnection pattern sidewalls and engages the semiconductor region.

In re: Lee et al.

Serial No.: 10/663,968 Filed: September 16, 2003

Page 3

20. (Currently Amended) An integrated circuit device as recited in Claim 17, wherein the interconnection pattern comprises:

An integrated circuit device, comprising:

a substrate;

an interconnection pattern having sidewalls disposed on the substrate, the interconnection pattern comprising:

a conductive layer; and

a cap layer disposed on the conductive layer; and wherein the integrated circuit device further comprises:

a gate insulation layer interposed between the conductive layer and the substrate[[.]]; and

a composite insulation layer that comprises a first material layer and a second material layer disposed on the sidewalls such that the first material layer is disposed in an upper sidewall region and the second material layer is disposed in a lower sidewall region between the first material layer and the substrate, the first material layer being thicker than the second material layer.

- 21. (Original) An integrated circuit device as recited in Claim 20, wherein the second material layer overlaps an interface between the conductive layer and the cap layer.
- 22. (Original) An integrated circuit device as recited in Claim 17, wherein the second material layer comprises a material selected from the group consisting of high density plasma (HDP) oxide, plasma-enhanced tetraethyl ortho silicate (PE-TEOS), and undoped silicate glass (USG).
 - 23. (Currently Amended) An integrated circuit device as recited in Claim 17, An integrated circuit device, comprising:
 a substrate;

In re: Lee et al.

Serial No.: 10/663,968 Filed: September 16, 2003

Page 4

an interconnection pattern having sidewalls disposed on the substrate; and
a composite insulation layer that comprises a first material layer and a second material
layer disposed on the sidewalls such that the first material layer is disposed in an upper
sidewall region and the second material layer is disposed in a lower sidewall region between
the first material layer and the substrate, the first material layer being thicker than the second
material layer;

wherein the first material layer comprises silicon nitride (SiN).